TIFAC - CORE AT SASTRA UNIVERSITY
In

    Advanced Computing & Information Processing


Home Contact Us TIFACNET How To Reach SASTRA SHAN MAIL N A S SASTRA Home

 

 

About Us

Infrastructure
Courses
M.Tech VLSI Design
M.Tech Adv. Computing
M.Tech Embed. Systems
M.S by Research(ECIL)
Diploma Programmes
Certificate Programmes
Industrial Partners
R & D
Events at CORE
News Letters
Useful Links
Press Reports
 
Certificate Course in Embedded Systems Certificate Course in .NET

 

CERTIFICATE COURSES

1. Certificate Course in VLSI Design

2. Certificate Course in Embedded Systems

3. Information Security & Cyber Laws

4. Certificate Course in .NET

5. Certificate Course in MAYA

 

Certificate Course in VLSI Design

 

General Information

 

 Department  CORE  Duration  4 months
 Fulltime/Part-time  Fulltime  Course type  Certificate
 Location  TIFAC-CORE  Fee Payment  10000/-

 

 

Subject of Study

LIST OF PAPERS

CODE NO
 Digital Logic and Computer Design CVLD101
 VLSI Design with Verilog CVLD102
 VLSI Design with VHDL CVLD103
 Lab - VHDL Design CVLD104

 

Syllabus:

 

CVLD101 - DIGITAL LOGIC AND COMPUTER  DESIGN (80 periods)

Number systems, Boolean algebra, K-map two, four variables, logic gates, combinational logic, combinational logic with MSI and LSI.

 

Sequential logic – flip flops, triggering of flip flops, Registers – shift registers, Counters – ripple counter, synchronous counter, Memory – RAM, ROM. etc,

 

Processor logic design – design of arithmetic logic unit, design

shift register Advanced Digital Designs – pipe line processing  

PLDs, FPGA, ASIC: Introduction to PLDs, ROMS, Logic Array  (PLA)

 

Programmable array logic, placement and routing, introduction to asic-types, design flow.

 

CVLD102 - VLSI DESIGN WITH VERILOG (80 periods)

Design method lies, ports, Language elements, Lexical Conventions, Data types, Memories, Arrays, Tri-state, Operands, Operators, Operator precedence.

 

Assignments - Continuous Assignment, Delays, Procedural Assignments, Procedural Continuous Assignments, Assign Design, Gate level modeling,  Gate Types, Gate Delays, User Defined Primitives (UDPs), definition, Rules, state tables, Combinational UDPs, Sequential UDPs, Mixing level sensitive and edge-sensitive descriptions, instantiating UDP primitives.

 

Behavioral modeling- structured procedures, procedural assignments, procedural timing controls, block statements, continuous assignments Vs procedural assignments, conditional statements, multi-way decision statements, looping statements, task and functions- Distinctions between tasks and function, tasks, functions, Switch Level Modeling – Switch modeling elements, bi-directional switches, power and ground, Resistive switches.

 

Useful modeling techniques – Bi-directional ports, hierarchical path name, overringding parameters, named blocks, system tasks functions, simulation time, tracing, compiler directives, Finite State Machine – Sequential current state register, combinational next state logic, combinational output logic, basic structure of a Moore machine, basic structure of a mealy machine, state machine encoding.

 

CVLD103 - VLSI DESIGN WITH H DL (80 periods)

Introduction, basic terminology, entity declaration, architecture body, configuration declaration, package declaration, package body, model analysis, identifiers, data objects, data types, operators.

 

Behavioral Modeling – entity declaration, architecture body, process statement, variable, signal assignment, statements - wait, if, case, null, loop next, assertion, report, multiple process, Data modeling – concurrent signal assignment, delta delay, multiple drivers, block statements, Structural Modeling – component declaration, component instantiation.

 

Generic, Configurations specification, declaration, conversion functions, direct instantiation, Subprograms, Subprograms overloading, operator overloading, signatures, Package declaration, package body, design file, design libraries.

 

Advanced features – Entity statement, generate statement, aliases, type conversions, guarded signals, attributes, Model simulation – writing test bench, Hardware modeling – modeling entity interface, simple elements, regular structure, delays, conditional operations, synchronous logic, state machine.

 

CVLD104 - LIST OF EXPERIMENTS USING VHDL  

Simple Design exercises:

  1. Half adder, Full adder, Subtractor Flip Flops, 4bit comparator.

  2. Parity generator  

  3. Bit up/down counter with load able count  

  4. Decoder and encoder  

  5. 8 bit shift register  

  6. 8:1 multiplexer  

  7. Flip-Flop –RS,D,T,JK.  

  8. Barrel shifter  

  9. N by m binary multiplier  

  10. Code Converter-BCD to Seven segment, BCD to Excess3

 

 

 

Copyright © 2006. TIFAC - CORE at S A S T R A University - All Rights Reserved.