TIFAC - CORE AT SASTRA UNIVERSITY
In

    Advanced Computing & Information Processing


Home Contact Us TIFACNET How To Reach SASTRA SHAN MAIL N A S SASTRA Home

 

 

About Us

Infrastructure
Courses
M.Tech VLSI Design
M.Tech Adv. Computing
M.Tech Embed. Systems
M.S by Research(ECIL)
Diploma Programmes
Certificate Programmes
Industrial Partners
R & D
Events at CORE
News Letters
Useful Links
Press Reports
 
PG Diploma Embed. Systems Information Security & Cyber Laws

 

 

PGDE106 - Embedded System- System software & Development tools

  1. Monitors

  2. Debuggers

  3. Context Switching

  4. Single Step procedures

  5. Startup code

  6. Power On Self-Test Routines – Memory testing – testing of on chip peripherals- Other peripherals

  7. BIOS Routines

  8. Boot Loaders

  9. OS Loaders

  10. Driver Interfaces

  11. APM (Automatic Power Management)

  12. ACPI (Advanced Configuration and Power Management Interface)

  13. JTAG Interface

  14. Load Module File Formats

  15. EPROM / Flash Programmers

  16. Logic Analyser, its facilities and uses

  17. Cross Development Utilities

  18. Compiler Linkers Loaders Debuggers

  19. Operating Systems Porting

  20. Device Drivers

 

PGDE107 - LOGIC SYNTHESIS

Digital Design review: Number systems, Boolean algebra, K-map two, four variables, logic gates, combinational logic, combinational logic with MSI and LSI.

Sequential logic – flip flops, triggering of flip flops, Registers – shift registers, Counters– ripple counter, synchronous counter, Memory – RAM, ROM. etc,

Processor logic design – design of arithmetic logic unit, shift register design. Analyzing RISC architecture. Advanced Digital Designs – pipeline processing.

Synthesis: Two level combinational logic, exact logic minimization-Heuristic  Logic minimization-algorithms for logic minimization. Multi level combinational logic. Technology mapping-algorithms for Library Binding.

 

Reference:

Moris Mano -  “Digital Logic and Computer Design” ,Prentice Hall (PHI)

 

PGDE108 - Lab Practical

PSOS Experiments

  1. Task management

  2. Memory management

  3. Inter task communication

  4. Inter task synchronization

  5. Simple application

Win CE Experiments

VxWorks Experiments

  1. Task management

  2. Memory management

  3. Inter task communication

  4. Inter task synchronization

  5. Simple application

Programming using VC++

Tools : PRISM+, Tornado development environment ,Visual Studio

 

PREVIOUS

 

Copyright © 2006. TIFAC - CORE at S A S T R A University - All Rights Reserved.