TIFAC - CORE AT SASTRA UNIVERSITY
In

    Advanced Computing & Information Processing


Home Contact Us TIFACNET How To Reach SASTRA SHAN MAIL N A S SASTRA Home

 

 
About Us
Infrastructure
Courses
Industrial Partners
R & D
Events at CORE
News Letters
Volume IV - 2007
Volume III - 2005
Volume II - 2003
Volume I - 2002
Useful Links
Press Reports
 

TIFAC - CORE
in
ADVANCED COMPUTING & INFORMATION PROCESSING

NEWS LETTER
Vol - II 2003 No 1

The session ended with the discussion on the need of industry experts to be always associated with the universities and institutions.

 

Dr. K. Neelakandan, TIFAC-CORE

 

The fourth presentation on ‘Smart sensors and SOC’, by Dr.K.Neelakandan, Ether-Act software Laboratories, Bangalore and Visiting Professor at SASTRA covered the advances in semiconductor technology which makes SOC a reality, developments in sensor technology and traded the development of smart, integrated sensors and role of SOC in smart sensors. Newer developments like network enabled sensors, the IEEE 1491 standards and emerging trends of wireless enabled sensors were also touched.

 

The first day of NSSOC ended with a visit to TIFAC-CORE labs. The delegates were given an overall demonstration of the facilities available with the High end server, Image processing lab, VLSI and Embedded lab.

 

The second day featured 5 key presentations. The first one was on Design for test consideration in SOC by Mr.V.R.Seshadri, General Manager, GDA Technologies, Chennai. In this talk, he pointed out the 'Role of SoC, ASICs in the electronics appliances today', and focussed on the verification of SoC (which is a major issue in the design flow). DFT techniques that are used to reduce the cost of the tests by using the automatic test pattern generation (ATPG), scan insertion, built-in self test (BIST) and boundary scan methods and applications of the DFT’s in the SoC design flow were also discussed. The Second address by Mr. K. V. Kumaraswamy,

Senior Application Engineer, Cadence Design Systems, Pvt. Ltd., Bangalore gave on insight into SoC design flow. Starting with an introduction of SOC, he discussed technical challenges in verification, with large demand on increased speed and efficiency. He then focussed on the need for unified verification methodologies as a verification solution. The implementation challenges that are faced by the SOC design and implementation solution were highlighted. The third talk on ‘Modelling and simulating software defined radios using MATLAB and SIMULINK’, by Mr.Ansuman Barik, Cranes Software International Ltd., Bangalore started with an introduction about Matlab and Simulink and software defined radios (SDRs). He then discussed the challenges in the SDR design and implementation. He also gave a solution example for the design with RF satellite link. He concluded with the explanation of hardware implementation of SDRs. The fourth talk on ‘Embedded Systems for SOC’, by Mr. Jegan Ardhanari, Senior Application Engineer, Wind River systems, Bangalore touched on the compelling situations of moving towards SOC design.

 

Delegates, NSSOC - 2003

 

The talk emphasized the various steps involved in the design and development of SOC product. The need for innovation, the opportunity provided by the industry and the software development challenges were touched upon. Problems on hardware software co-verification and IP development tools were also discussed. The talk concluded with an explanation of the core and reconfigurable logics of the SOC.

TIFAC-CORE,  SASTRA Deemed University, Thanjavur – 613 402, Tamilnadu.
www.sastra.edu/core/subcore.asp          www.missionreach.org.in

  Previous

Next   

 

 

Copyright © 2006. TIFAC - CORE at S A S T R A University - All Rights Reserved. webmaster@sastra.edu